UW- Sat. Reports. ATS-ATP Dudes



INSTRUCTION MANUAL FM SUBCARRIER DIGITIZER

V.E. Suomi

Submitted: J. C. Sitzman

Approved: D. F. Nelson

Approved: R. J. Parent

University of Wisconsin Instrumentation Laboratory

Madison, Wisconsin

December 1965

TABLE OF CONTENTS

1.0		INTRODUCTION	
	1.1	General	
	1.2	Functional Description	
2.0		SPECIFICATIONS	3
	2.1	Auxiliary Equipment	3
	2.2	Electrical Specifications 2.2.1 Input Signals	3
		2.2.1 Input Signals	3
		2.2.2 Input Frequency	3
		2.2.3 Sample Accuracy	3
		2.2.4 Output Signals	4
		2.2.5 Output Load	4
		2.2.6 Line Voltage	4
	2.3	Mechanical Specifications	4
3.0		INSTALLATION AND OPERATION	5
	3.1	Installation	5
		3.1.1 Equipment Supplied	5
		3.1.2 Mounting	5
		3.1.3 Cooling	6
		3.1.4 Electrical Connections	6
		3.1.4.1 Power	6
		3.1.4.2 Discriminator to Digitizer	6
		3.1.4.3 Unit A to Unit B	6
		3.1.4.4 Digitizer to Recorder	6
		3.1.4.5 Printed Circuit Card Connections	6
		3.1.5 EMR Discriminator Modification	7

	3.2	Operation	8
		3.2.1 Controls, Indicators and Test Points	8
		3.2.2 Data Counter Preset	8
		3.2.3 Initial Operation and Adjustment	8
		3.2.3.1 Preliminary Inspection	8
		3.2.3.2 Power Supply Adjustment Procedure	8
		3.2.3.3 System Checkout	16
		3.2.4 Normal Operation	17
4.0		THEORY OF OPERATION	19
	4.1	System Operation	19
	4.2	Detailed Theory	23
		4.2.1 General	23
		4.2.2 Signal Detector	24
		4.2.3 Clock	27
		4.2.4 Timer	27
		4.2.5 Control Logic	30
		4.2.6 Zero Crossing Detector	32
		4.2.7 Zero Crossing Counter	32
		4.2.8 Data Counter	34
		4.2.9 Buffer	36
		4.2.10 Output Logic	36
5.0		MAINTENANCE	40
	5.1	General	40
		5.1.1 Visual Inspection	40
		5.1.2 Voltage Check	40

	5.1.3 Signal Tracing	40
	5.1.4 Detection of Faulty Signals	40
	5.1.5 Circuit Repair	41
	Circuit Card Drawings	
6.0	REPLACEABLE PARTS LIST	
APPENDIX A	FM SUBCARRIER DIGITIZER INPUT AND OUTPUT FORMAT	
APPENDIX B	LOGIC OPERATIONS	
WIRING LISTS		

LIST OF ILLUSTRATIONS

		I	IST OF ILLUSTRATION	NS	W.E. Sherif	
Section	Fig. N	10.	Title		Valera	Page No.
0.0			Photographs of Co	omplete Un	nit	
2.0						
3.0	3-1		Front Panel Contr	ol Diagra	ım	9
	3-2		Interior Control	and Test	Point Diagram	11
	3-3		Preset Card Wirin	g		14
3	3-4					
	3-5		System Interconne	ction Dia	gram	15
4.0	4-1		Subcarrier Digitie	zer Block	Diagram	20
	4-2		Timer Block Diagra	am		21
	4-2.1		Signal Detector B	lock Diag	ram	25
	4-2.la		VCO Waveforms			26
	4-3		System Logic Seque	ence Diag	ram	28
	4-4		Control Logic Bloc	ck Diagra	n	31
	4-5		Zero Crossing Cour	nter Bloc	c Diagram	33
	4-6		Data Counter Block	d Diagram		35
	4-7		Buffer Block Diagr	am		37
	4-8		Output Logic Block	Diagram		38
Section		Dwg. No.	Title			
5.0		101-01A	ZLD-1	101	Zero Crossing De	etector
		101-02A	SCD_11	102	Signal Detector	
		101 - 03A	MNO_11	1 0 6	Monostable	
		101-04A	Power	Supply	1001A	

101-05A	4XG-M	Gated Flip-Flops
101-06A	4XH-M	Flip-Flops
101-07A	8NI_D	Neon Indicator
101-08A	8SA_M	Squaring Amplifiers
101-09A	A26-M	Two Input AND Gates
101-10A	A35-M	Three Input AND Gates
101-11A	KG-100M	Crystal Controlled Oscillator
101-12A	N26-L	NOR Gates
101-13A	026-L	OR Gates

SUBCARRIER DIGITIZER


MODE

C H

- MILE

UNIVERSITY OF WISCONSIN INSTRUMENTATION LABORATORY MADISON, WISCONSIN





1.0 INTRODUCTION

1.1 GENERAL

This manual contains information for the installation, operation and maintenance of the Subcarrier Digitizer.

The Digitizer is designed for operation with a modified EMR Model 210 Subcarrier Discriminator. It samples and converts to digital data the frequency of the Discriminator VCO. A six-line digital output and appropriate command signals are provided for recording the data on a Precision Instrument Incremental Tape Recorder, Model RSL-150-7C. or Model PI-1157.

1.2 FUNCTIONAL DESCRIPTION

When appropriate signals are received from the Discriminator, the frequency of the Discriminator VCO is regularly sampled by a period measurement method. In each sample taken, the signal from a 100 KHz. clock is counted by an eight-bit data counter for the duration of eight complete cycles of signal. The contents of the data counter, and word designator bits, are read out in two six-bit characters at a 125 character per second rate.

The Digitizer is constructed of plug-in printed circuit cards in two separate card cages designed for mounting in 19" racks. The upper cage, Unit A, contains signal processing, timing, and control circuitry, with all normal operating controls and indicators located on the front panel. The lower cage, Unit B, contains the data counter, storage buffer, and readout logic circuitry. Each cage contains a Model 1001A regulated power supply which provides all normal operating voltages required for the circuits in the cage, except for - 105 v. DC, which is taken from the EMR equipment.

Test points are provided on a Test Point Card located in the upper cage, and a row of neon indicators which display the steady state contents of the data counter are located on a card in the lower cage. Both front

panels are hinged and may be swung open to provide easy access to all circuits and test points. Measurements may be made on any circuit by using the extender cards provided.

An output is provided which indicates whether or not a digital record is being written. This output may be recorded by a pen recorder simultaneously with the analog output of the EMR Discriminator to facilitate correlation between digital and analog records.

2.0 SPECIFICATIONS

2.1 AUXILIARY EQUIPMENT

The Digitizer is designed for operation with a EMR Model 210 Subcarrier Discriminator supplied and consisting of

Model 210A-05-26492B Discriminator (modified)

Model 210B-02-0.66-7.5%-26492B Channel Selector

and Model 210C-01-00160.0-26492B Output Filter

Specifications of the Discriminator are given in Section 2 of the Instruction Manual of the EMR Model 210 Subcarrier Discriminator.

The specifications given in the paragraphs below relate only to the Subcarrier Digitizer.

2.2 ELECTRICAL SPECIFICATIONS

- 2.2.1 <u>Input Signals</u>: Test points TP-3 (LIM) and TP-4 (VCO) of the EMR Model 210A Discriminator provide the necessary signal inputs for the operation of the Digitizer.
- 2.2.2 <u>Input Frequency</u>: Unambiguous outputs are obtained for an input frequency range of 656.25 ± 7.5% using prescribed data counter presets. Frequency deviations up to ± 10% may be measured, depending on the preset chosen.
- 2.2.3 Sample Accuracy: Quantization noise error is \pm 1 count. Error due to slight variation from exact periodicity of the sampling period, is less than 0.5 counts for modulating frequencies up to 6.25 cps. at \pm 7.5% deviation.

The total error is then less than \pm 1.5 counts, which corresponds to a subcarrier frequency measurement within \pm 0.91 cps. of the true frequency and an information accuracy within \pm 0.93%.

2.2.4 Output Signals: The data and incremental recorder control outputs are two-level logic signals. A "logical 0" is represented by a voltage level in the range -0.2 \pm 0.2 volts and a "logical 1" by -10 \pm 2 volts. The 10 - 90% rise time is less than 0.5 μ s.

The data is presented to the recorder 80 μs . before the STEP command, and the inter-record GAP signal follows a last step command by at least 10 ms.

The output format is given in appendix A.

- 2.2.5 Output Load: The maximum load on any output is the combination of 1000 pf. to signal ground, 880 ohms to -12 volts DC, and 1400 ohms to DC ground. Any combination of loads may be applied, but no single type of load should exceed the value stated.
- 2.2.6 <u>Line Voltage:</u> Power line supply voltage required is 117 volts, 60 cycle AC.

2.3 MECHANICAL SPECIFICATIONS

- a. Physical Dimensions: Each section of the Digitizer is $5 \ 3/16$ " high, $17 \ 1/2$ " wide, excluding the brackets for mounting in a 19" rack, and 10 3/8" deep, excluding front and rear panel projections.
- b. Operating Temperature: 0° to 50° C.
- c. Cooling: Natural air convection.

3.0 INSTALLATION AND OPERATION

3.1 INSTALLATION

3.1.1 EQUIPMENT SUPPLIED

The complete Digitizer equipment consists of the following:

Unit A - Upper chassis

Unit B - Lower chassis

Interconnection cables - W1, W2, W3, W4

Power Cord

Instruction Manual (2 copies)

Spare Printed Circuit Cards - one each of the following:

4XH_M

A35-M

026-L

A26-M

8SA_M

4XG-M

ZLD-1101

SCD-1102

MNO-1106

PRS-1103 (3 cards)

An EMR Channel Selector and Output Filter described in Section 2.1 is also supplied.

3.1.2 MOUNTING

Unit A should be mounted directly above Unit B in a 19" rack.

3.1.3 COOLING

Adequate cooling should be provided to limit the ambient temperature to a maximum of 50 degrees Centigrade.

3.1.4 ELECTRICAL CONNECTIONS

3.1.4.1 <u>Power</u>: Connect the power cord between the power receptacle on Unit A and a 115 volt, 60 cycle, "U" grounded power outlet.

3.1.4.2 <u>Discriminator to Digitizer</u>: Terminate the wires of the cut end of Wl with supplied terminal lugs and connect to TB l of the EMR Rack Adapter as listed below.

Wl Wire	TB 1 Terminal
Black	20
Brown	19
Green	18
White	17
Red	16

Connect the female connector of W1 to J1 on Unit A.

- 3.1.4.3 Unit A to Unit B: Connect cable W2 between receptacles J2 on Unit A and J3 on Unit B.
- 3.1.4.4 <u>Digitizer to Recorder</u>: Connect cable W3 between J4 on Unit B and J105 of the PI Recorder.
- 3.1.4.5 <u>Printed Circuit Card Connections</u>: Plug the printed circuit cards securely into the card connectors.

The sixteen card locations in each rack are numbered (but not marked) from left to right. The proper card type for each location is listed below.

One of Community of the	Unit A	Walter Arrest Ar	Unit B	
Location	Card Type	Location		Card Type
1	No Card	1	1	EXT
2	KG-100	2	1	EXT
3	4XH	3	I	No Card
4	4XH	4	I	No Card
5	4ХН	5	ľ	No Card
6	A35	6	L	∤XG
7	026	7	Ŋ	
8	N26	8	F	PRS
9	A26	9	4	XH
10	8SA	10	4	XG
11	TPC	11 .	N	126
12	4XG	12	4	XH
13	4XH	13	N	26
14	4XH	14	0	26
15	SCD	15	N	18
16	ZLD	16	8	SA

3.1.5 EMR DISCRIMINATOR MODIFICATION

The modification to the EMR Discriminator and Rack Adapter consists of adding the following wires:

Inside Discriminator

TP-3 to 1P1-C

TP-4 to 1P1-E

Discriminator to Rack Adapter

J5-C to TB1-19

J5-E to TB1-17

J5-A to TB1-16

Rack Adapter

TB2-20 to TB1-18

3.2 OPERATION

3.2.1 CONTROLS, INDICATORS, AND TEST POINTS

The location, function, and description of all indicators, test points, and operating controls are given in Tables 3-1, 3-2, and accompanying Figures 3-1 and 3-2.

3.2.2 DATA COUNTER PRESET

The card PRS must be wired to preset the data counter. The relation between preset number and output is given in Appendix A. Wiring lists for any preset are given in Table 3-3 and a diagram of card PRS in Figure 3-4.

3.2.3 INITIAL OPERATION AND ADJUSTMENT

- 3.2.3.1 <u>Preliminary Inspection:</u> Insure that the proper circuit card type is in each card location, and that each card is securely plugged into its connector. The card type designated for each location is given in Section 3.1.4.4.
- 3.2.3.2 <u>Power Supply Adjustment Procedure:</u> Energize the equipment by placing the switches on the front of each power supply and the POWER switch on the front panel to the ON position. The POWER indicator lamps above those switches should glow.

9

1,

Figure 3-1. Location of Front Panel Controls and Indicators. (Ref. Table 3-1.)




Table 3-1. Function of front panel controls and indicators (Ref. Fig. 3-1)

Name		Nomenclature	Type	Function
POWER switch		T-8	Toggle Switch	Applies primary power to + 12 V. power supplies
POWER ON indicato:	icato.	; I-5	Incandescent Lamp	Indicates +12 V. power supplies are on.
WRITE indicator (Clear)	tor	I-1	Neon Lamp	Indicates system is writing into incremental recorder.
INHIBIT indicator (Red)	cator	I-2	Neon Lamp	Indicates system is not writing into incremental recorder.
MODE switch		8-2	3-pos. rotary switch	Selects mode of system operation.
AUTO indicator (Amber)	or	Ι-1μ	Neon Lamp	Indicates system is in automatic mode of operation. Writing allowed or inhibited automatically.
MANUAL indicator (Red)	ator	E- 1	Neon Lamp	Indicates system is in manual mode of operation. Writing is allowed or inhibited depending on position of S-2.




Table 3-2. Function of interior controls, test points, and indicators. (Ref. Fig. 3-2)

Ref. No.	Name	Nomenclature	Type	Function
Н	POWER switch	None	Toggle switch	Applies primary power to supply.
Q	POWER ON indicator	None	Neon Lamp	Indicates primary power circuit closed.
3	ĺ	None	Black Test Point	Used to monitor -12V. supply output.
4	GND	None	White Test Point	Used as ground reference for testing.
5	+	None	Red Test Point	Used to monitor +12V. supply output.
9	MIN ADJ	R6	Potentiometer	Adjusts output of -12V. supply.
7	PLUS ADJ	R6	Potentiometer	Adjusts output of +12V. supply.
8	None	SNI	8 Neon Indicators Location B-15	Displays steady state contents of data counter. (Located in Unit. 8)
6	None	TPC	Test Point Card Location A-11	Provides maintenance test points.

Table 3-3. Location of Preset Card Wires

Preset Number N Card Pins to be Wired

	В	С	D	E	F	H	J	K	R	S	Т	U	W	X
146	Х		Х		X		Х		X			Х		Х
148	X		X			X	Х		X	X				X
150 152	X		X			X	X		X			X		X
152			X	X	X		X		X	X				X
154 156			X	X	X		X		X			X		X
156			Х	Х		X	Х		X	X				X
158 160			Х	Х		X	X		X			X		Х
T60	X		X		Х		X			X	X		X	
162	X		X		X		X				X	X	Х	
164	X		X	1		X	X			X	X		X	
166	X		X			X	X				X	X	Χ.	-
168			X	X	X		X			X	X		X	
170			X	X	X		X				X	Χ	Х	
172	\vdash		X	Х		X	X			X	X		Х	
174		4	X	X		X	X				X	Х	Х	
176	X		X		Χ		X			X	X			X
178 180	X		X		Χ		X				X	X		X
182	X		X			X.	X			X	X		-	X
184	Χ		X			X	X				X	X		X
186			X	X	X		X			X	X			X
188	-	-	X	X	X		X				X	X		X
	-		X	X		X	X			X	X	Table 1		X
190			X	Χ		X	X				X	X		X
192	X		Χ		X			X	X	X			X	
194	X		X		X			X	X			X	X	
196	X		X			X		X	X	X			X	
198	X		X			X		X	X			X	X	
200 202			X	X	X			X	X	X			X	
202			X	X	X			X	X	R 1		X	X	
			X	X		X		X	X	X			X	
206			X	X		X		X	X			X	X	
208	X		Χ		X			X	X	X				X
210	X		X		X			X	X			X		X
212	X		X			X		X	X	X				X
214	X		X			X		X	X			X	-	X
216			X	X	X			X	X	X				X
218			X	X	X			X	X			Χ		X

Figure 3-3 Card PRS Shown Wired For Preset Number $(N_p) = 180$.





Figure 3-5. System

Interconnection Diagram



Measure the power supply output voltages from the test points provided on the front panel of each supply and adjust each to (±) 12.0 volts with the potentiometers R6. These locations are shown in Figure 3-2 by designators 6 and 7.

3.2.3.3 System Checkout:

1. Determine the data counter preset number \mathbb{N}_p , and calculate the output numbers as in the chart below:

Input Frequency (cycles/sec)	$^{ m N}_{ m O}$ Calculation	Output Number for N _p = 180
70 <i>5</i>	401-N _p	221
656	316-N _p	136
607	217-N _p	37

- 2. Connect an audio oscillator output to the input of the EMR Discriminator, adjust the oscillator frequency to 656 ± 1 cps. and amplitude to at least 60 millivolts as indicated on the SUBCARRIER AMPLITUDE meter of the EMR Discriminator power supply.
- 3. Place the MODE switch of the digitizer in the WRITE position. The MANUAL and WRITE indicators only should glow.

Observe the neon indicators on the card in Unit B of the Digitizer (Location B-15). Add the numbers printed on the card next to lighted indicators. The sum should agree closely (within 1 or 2) with the output number calculated for a 656 cycle input in paragraph 1 of this section.

4. In a similar manner, check the output numbers obtained for input frequencies of 607 and 705 cps.

- 5. With a signal input as described above, between 607 and 705 cps, place the MODE switch in the AUTO position. Now only the AUTO and WRITE indicators should be lighted. No change should be noted in the output number neon indicators when the switch is made.
- 6. Change the audio oscillator frequency to a point well above or below the frequency at which the EMR Discriminator LOCK LOSS indication occurs. The WRITE indicator on the Digitizer should turn off and the INHIBIT indicator should glow.
- 7. Ready the Incremental Tape Recorder for operation and place the Digitizer MODE switch in the WRITE position. The recorder should step regularly at 125 steps per second.

 Stepping may be stopped by returning the MODE switch to the INGIBIT position. Each time the Digitizer switches from WRITE to INHIBIT mode, the incremental recorder should record an inter-record gap, regardless of whether the mode switch is performed automatically or manually.
- 8. If the Digitizer fails to operate as described above, refer to Section 5 for appropriate corrective maintenance.

3.2.4 NORMAL OPERATION

- a. Adjust speed of playback tape recorder to the appropriate speed. The center frequency of the subcarrier signal should be 656 cps.
- Adjust output amplitude of the playback recorder to a level between
 mv. and lo v. r.m.s. (See EMR Subcarrier Discriminator Instruction
 Manual for complete specifications regarding signal input.)
- c. Energize the Digitizer and place the MODE switch in the AUTO position.
- d. Load the incremental recorder.

e. Start the playback recorder. It should be noted that the WRITE indicator lamp glows only when the EMR Discriminator maintains phase lock with the signal input from the playback recorder. When phase lock is lost and the Digitizer switches to the INHIBIT mode, the incremental recorder will write an interecord gap.

4.0 THEORY OF OPERATION

4.1 SYSTEM OPERATION (Refer to Figure 4-1)


Signals from the EMR Discriminator VCO and limiter are processed by the Signal Detector card (SCD). The Signal Detector enables the Timer only when phase lock exists between the discriminator limiter and VCO signals (WRITE mode). If phase lock is lost, due to excessive noise or loss of subcarrier signal at the input to the EMR Discriminator, the Signal Detector will inhibit operation of the Timer and initiate generation of an inter-record GAP command (INHIBIT mode). If the MODE switch is placed in one of the MANUAL positions, the Signal Detector is rendered inoperative and the mode of system operation is determined by the MODE switch position.


System timing is derived from the 100 KHz crystal controlled clock (Card KG-100-A2).

Timing signals to sequence the operation of the system circuitry and the Incremental Recorder are generated by the Timer and associated Control Logic. The Timer is a 12-bit binary counter which resets every 1600 counts to establish a system operation cycle of 16 ms. Timing signals for the sequencing of the operations performed during the 16 ms. cycle are generated by the Control Logic from certain combinations of logical states in the Timer flip-flops.

The Zero Crossing Detector (Card ZLD - Al6) generates a 10 μs . pulse at each zero crossing of the signal from the EMR Discriminator VCO.

At the beginning of the 16 ms. cycle of the timer (Reset) the Zero Crossing Counter is enabled. The Zero Crossing Counter opens the Totalizing Gate (A35-5-A6) when the next output pulse from the Zero Crossing Detector occurs (Figure 4-2). The Totalizing Gate is closed upon counting





the seventeenth zero crossing pulse after the Zero Crossing Counter has been enabled. The Totalizing Gate will have then been open for eight complete cycles of VCO signal input. When the seventeen zero crossing pulses have been counted, the Zero Crossing Counter resets until it is again enabled by the Timer.

The Data Counter is an eight bit binary counter. It is preset to a state determined by the wiring of the preset card (Card PRS - B8) 180 µs. before the Zero Crossing Counter is enabled. The Data Counter counts clock pulses for the interval that the Totalizing Gate is open and its contents are read out to the Buffer and Output Logic circuits 140 µs. before the next preset occurs. The Totalizing Gate is always closed before Data Counter readout occurs, provided that the input signal frequency to the system is not less than 400 cps. This frequency is far lower than any subcarrier frequency expected and represents a frequency deviation much larger than that allowed for an unambiguous data output.

The eight bits of data are read out in groups of four bits every 8 ms., to the incremental tape recorder. When the Counter Readout signal occurs, the data of the four most signigicant bits are presented to the recorder through the Output Logic circuits and the data of the four least significant bits are transferred to the Buffer. The Buffer consists of four J-K flip-flops with input AND gates (Card 4XG, Bll). The sequence of buffer readout and reset is similar to and follows the counter sequence by 8.00 ms.

The Output Logic gates the counter and buffer outputs with eight NOR gates (Cards N26, B12-B13) using gate signals from the Control Logic, and channels these outputs with six OR gates (Card 0-26, B15) to the Squaring Amplifiers (Card 8SA, B16). The Squaring Amplifier outputs are applied to the data track inputs of the incremental recorder.

4.2 DETAILED THEORY

4.2.1 GENERAL

Throughout the Digitizer system, circuit output levels of $-10 \pm 2 \text{ v}$. correspond to a logical "one" and output levels of $-0.2 \pm 0.2 \text{ v}$. correspond to a logical "zero".

In the discussion to follow, counter stages and their outputs are referred to by numbers from 0 to N, where N + 1 is the total number of stages in the counter. The 0 stage is the stage containing the least significant bit and succeeding stages are numbered in order to N, which contains the most significant bit.

The number contained in any counter is here always defined as the binary number represented by the logical levels of the F outputs of the counter. In the discussion, the decimal equivalent of those numbers is always given. See Appendix B for example of converting a counter state to a decimal number.

Wyle Laboratories Germanium Logic Modules are described here in terms of logical function only. Individual circuits are designated by a code in the form

Example: (8SA-6-AlO) refers to Squaring Amplifier 6 on the card in location AlO.

A description of the operation of the logic circuits used in this system is also given in Appendix ${\tt B}$.

4.2.2 SIGNAL DETECTOR (Figures 4-2.1, 4-2.1a, and Dwg. 101-02A)

The signal from the Limiter of the EMR Discriminator is applied to the emitter follower stage (Q201), which presents a high input impedance to the Limiter signal. The network between the emitter of Q201 and diode D201 sums the Limiter signal (a square wave) and the VCO signal, which is differentiated by the small input capacitor C203 and the resistance of the network.


The positive pulses of the differentiated VCO signal will forward-bias D2Ol and trigger the 1.5 ms. multivibrator (Q2O2, Q2O3), unless the negative half-cycle of the Limiter signal is present at the same time.

The signal conditions necessary to trigger the monostable are 1) loss of phase lock between the Limiter and VCO in the EMR Discriminator, or 2) there is no signal output from the Limiter. The first condition results from excessive frequency deviation or noise in the (subcarrier) input signal to the EMR Discriminator and the second results from a loss of input signal.


Signals from the monostable are detected and integrated by the network consisting of D202, R209, and C205. If a lock loss or signal loss persists, capacitor C205 will charge to a voltage sufficient to turn on the Schmitt trigger circuit (Q204, Q205). The Schmitt trigger will remain on until phase lock is again restored.

The output of the Schmitt trigger is amplified and placed at proper logic level voltages by the final two stages (Q206, Q207).


The output of the Signal Detector sets the mode of system operation to WRITE or INHIBIT. In the WRITE mode (normal signal present and Schmitt trigger off), the F output is at a logical zero level and the F output is at a logical one level. These output levels are reversed when the Schmitt trigger is turned on due to loss of phase lock, and the system operation is inhibited (INHIBIT mode).




1. Limiter signal to loss of lock circuit:



2. VCO signal to loss of lock circuit:



3. Coincidence of 1 and differentiated 2: (normal operation)



4. Coincidence of 1 and differentiated 2: (loss of lock operation)




Figure 4-2.la

The state of the Signal Detector is indicated on the front panel by lamps I-1 (WRITE) and I-2 (INHIBIT). These lamps are controlled by Lamp Drivers 1 and 2 respectively, which are located on card ZLD-A16.

Lamp Drivers 1 and 2 and lamps I-3 and I-4 indicate whether the mode is selected manually (MANUAL) or automatically (AUTO) as shown in Figure 4-2.1.

The incremental recorder requires two input signals, GAP and GAP ENABLE, to record a inter-record gap on the tape. If one of those inputs has been at a logical 1 level for at least 10 ms., the transition of the other input from logical 0 to logical 1 will initiate the gap recording sequence. The Signal Detector F output presents the first logical 1 to the GAP input when the Digitizer switches to the INHIBIT mode. At the same time, the Signal Detector F output triggers the monostable MNO_B7. After 10 ms., the monostable output applies the 0 to 1 transition to the recorder GAP ENABLE input.

4.2.3 CLOCK


The system clock is a 100 KHz, crystal controlled oscillator (KG-100-1-A2) with a frequency stability of approximately 1 part in 10^5 under normal operating conditions and 1 part in 10^4 over the temperature range 0 to 50° C. The output is a square wave alternating between normal system logic levels.

4.2.4 TIMER

A block diagram of the Timer circuits is given in Figure 4-2. Also refer to the system Logic Sequence Chart, Figure 4-3.

The Timer contains a 12-bit counter driven by the Clock. Outputs from this counter are used in the Control Logic, by which most system timing





signals are generated. Counter outputs are designated by the binary bit place and the side of the flip-flop from which it is taken, for example, Bit 0 F represents the F output of the first stage of the counter.

In the WRITE mode (Signal Detector F output at logical 0), there is a logical 0 at the Bit 0 DC Set and Reset inputs and the counter is allowed to operate.

When the counter number reaches 2048, Bit 11 F switches from logical 1 to logical 0. This signal sets flip-flop 4XG-2-A12 to a logical 1 state. The logical 1 output of the flip-flop is applied to appropriate DC Set or DC Reset inputs of the Counter. The combination of inputs selected resets the counter number to 448, so that 1600 clock pulses are required to bring the counter to the next reset operation.

Forty μ s. (four counts) after the reset logical 1 occurs, Bit 2 \bar{F} switches from logical 1 to logical 0 and resets flip-flop 4XG-2-A12, ending the reset operation. At the same time, the \bar{F} output of 4XG-2-A12 and the \bar{F} output of Bit 11 are ANDed (A26-4-A9) to produce a logical 1 which restores the \bar{F} output of Bit 11 to a logical 1.

Squaring amplifiers shown in Figure 4-2 are used where necessary to meet loading requirements.

When an INHIBIT signal is received (Signal Detector F at logical 1), the Timer counter is stopped by applying a logical 1 to the DC Set and Reset inputs of Bit 0. Also, a logical 1 is applied to the DC Reset input of Bit 11, which sets the Bit 11 F output to a logical 0, initiating a reset signal.

Counter operation resumes with the return of a WRITE signal and the reset operation is ended as described above.

4.2.5 CONTROL LOGIC

The sequence of operation of the Control Logic circuits is given below with reference to the Control Logic Block Diagram (Figure 4-4) and the System Logic Sequence Diagram (Figure 4-3). Numbers in parenthesis indicate the decimal equivalent of the number contained in the Timer counter. The action of the Timer counter in reaching that number initiates the operation described.


(1216) The inputs 10 F, 7 F, 6 F, 8 \overline{F} , 9 \overline{F} arrive at logical 1, switching the AND gate (A26-3-A9) output to logical 1. This AND output is inverted by the inverting amplifier (N26-3-A8) to set flip-flop 4XG-4-A12 to the 1 state. This initiates the Buffer Readout signal and applies a logical 0 to NOR gate N26-1-A8.

(1224) Input 3 \overline{F} switches to a logical 0 and sets the NOR gate to a logical 1. Either NOR gate in the Control Logic at logical 1 produces the Step command via OR gate 026-1-A7 and Squaring Amplifier 8SA-8-B16.

(1230) The inputs 1 F and 2 F switch to a logical 0 to produce a logical 1 at the output of the NOR gate (N26-4-A8). The combination of logical 1's from the NOR gates (N26-4-A8, N26-1-A8) applied to the AND gate (A26-1-A9) results in a logical 1 output. That output is the Buffer Reset signal which is applied to the Buffer via Squaring Amplifier (8SA-2-A10).

(1232) Input $4 \ \overline{F}$ switches to a logical 0. This 1) resets the flip-flop, ending the Buffer Readout pulse, and 2) returns the NOR (N26-1-A8) output to logical 0, ending the Step command. With the NOR output at logical 0, the AND gate (A26-1-A9) output also goes to zero to end the Buffer Reset pulse.

(2016) The combination of AND gates A35-1-A6, A35-4-A6 and A26-5-A9 perform the same logic operation as a single 6-input AND gate. Flip-flop



4XG-1-Al2 is therefore set when inputs 10 F, 7 F, 6 F, 9 F, 8 F and 5 F all reach the logical 1 state. From this point, the arrangement and sequence of operation of the circuits generating the Data Counter Readout and Reset commands is exactly similar to that of the circuits generating commands to operate the Buffer. The sequence of operation here follows the sequence described above by exactly 800 counts (8 ms.), hence the operations which occur at (1224), (1230), and (1232) are repeated in the Data Counter control circuitry at (2024), (2030), and (2032) respectively.

4.2.6 ZERO CROSSING DETECTOR (ZLD_A16, Dwg. 101-01A)


The input emitter follower (Q101) presents a high impedance input for the signal taken from the EMR Discriminator VCO. The emitter follower output is "squared" by amplifier (Q102) and differentiated by the networks C101, R106 and C102, R107 to give alternating positive and negative pulse outputs. The 10 µs. multivibrator is triggered on the negative pulses through D101 and on the positive pulses through D102. A negative pulse output from the monostable is then obtained with each zero crossing of the input signal from the VCO. This output is used to trigger the Zero Crossing Counter.

4.2.7 ZERO CROSSING COUNTER

Refer to the Zero Crossing Counter Block Diagram (Figure 4-5) and the System Logic Sequence Diagram (Figure 4-3).

After a sample is completed (Pulse #17 has occurred), the Zero Crossing Counter (ZCC) is in the following state:

1) Flip-flop 4XG-3-Al2 is set and a reset logical 1 is applied to appropriate inputs of Bits 0 through 4 to reset the ZCC number to 15. A logical 0 is also applied to one input of the AND gate (A35-2-A6) to block input pulses from the Zero Crossing Detector.



2) Bit 5 F output is at a logical 0.

When the Timer reset pulse is applied to the flip-flop (4XG-3-Al2)

AC 0 input, the flip-flop resets and returns the ZCC reset signal to logical

O. Also, a logical 1 is now applied to the AND gate (A35-2-A6) to enable
the ZCC to count pulses from the Zero Crossing Detector. The Timer reset
pulse also sets Bit 5 F output to a logical 1 level.

With the ZCC enabled, the next output pulse from the Zero Crossing Detector (Pulse #1) advances the ZCC number to 16, switching the Bit 4 F output to a logical 1. The Data Counter is allowed to count clock pulses applied to AND gate (A35-5-A6) as long as the ZCC Bit 4 F output remains at logical 1, so the sample is begun with the arrival of Pulse #1.

The ZCC continues counting normally until Pulse #17 occurs. This pulse advances the counter number to 32, at which Bit 4 F and Bit 5 $\bar{\text{F}}$ output move to the logical 0 state.


When Bit 4 F returns to logical 0, the clock input to Data Counter is stopped, so that Pulse #17 ends the sampling interval.

The action of Bit $5\bar{F}$ moving to a logical 0, resets flip-flop 4XG-3-Al2 to a logical 1, to again reset the ZCC. The ZCC is now in the state first described and is again ready for another sequence of operation.

4.2.8 DATA COUNTER (Figure 4-6)

The Data Counter is an 8-bit counter consisting of the two 4-bit modules 4XH_B9 and 4XH_B12. The Preset Card wiring determines the number to which the counter is reset, depending on the choice of counter reset inputs connected to the Counter Reset lead.

The Data Counter counts clock pulses during the interval that the Sample Gate input from the Zero Crossing Counter is at a logical 1, and stops counting when the Sample Gate input is at logical 0.



In normal operation, the Counter Reset pulse will occur only when the Zero Crossing Counter is stopped.

4.2.9 BUFFER (Figure 4-7)

The contents of the four least significant bits are read into the four flip-flops (4XG-Bll) of the Buffer when the Counter Readout pulse occurs. The leading edge of the Counter Readout pulse (complemented) applied to the AC 0 input of flip-flop (4XG-2-B6) switches the F output of that flip-flop from a logical 1 to a logical 0.

If the ACl input of a Buffer flip-flop is at a logical 1 when the Counter Readout pulse occurs, that flip-flop will switch to the Set state (F output at 1, F output at 0). If the ACl input is at a logical 0 when the Counter Readout Pulse occurs, the flip-flop will remain in the Reset state as established by a previous Buffer Reset pulse. The Buffer Reset is applied to the DC Reset input of the Buffer module.

Flip-flop (4XG-2-B6) F output is returned to a logical 1 state when the Sample Gate switches to the logical 0 state at the end of a sample.


4.2.10 OUTPUT LOGIC (Figure 4-8)

The Buffer outputs are complemented by their respective NOR gates when the Buffer Readout complement signal goes to a logical O (during Buffer readout interval). The NOR outputs are then presented to the recorder data tracks 4, 8, A, and B via their respective OR gates and squaring amplifiers as shown in Figure 4-8.

At the same time, the Buffer Readout signal at logical 1 (not complemented) is applied to the OR gates leading to data tracks 1 and 2, so that a 1 will always be recorded on those with each Buffer readout.

(See Appendix B for description of the operations performed by various logic elements.)

 FF^{\downarrow} ı ACL Bit 3F Figure 4-7. Buffer Block Diagram 1至3 ACL Bit 2F Data Counter Outputs 1 ⁴X5-B11 FF2 ACL Bit 1F I FFI Set A, Set B DC Reset AC 1 Bit OF Buffer Readout Buffer Reset -ಥ



The four most significant Data Counter bits are read out in a similar manner with the Counter Readout signal, with which a logical 1 is always presented to recorder data tracks A and B.

A Step command follows 80 $\mu s.$ after either a Counter Readout or a Buffer Readout pulse occurs.

5.0 MAINTENANCE

5.1 If the Digitizer fails to operate as described in Section 3.2, the corrective maintenance procedure outlined below should be followed.

5.1.1 VISUAL INSPECTION

Check for loose cards, cards in wrong locations, burned or broken components and wires on cards and front panel, etc.

Check operation of indicator lamps.

5.1.2 VOLTAGE CHECK

If trouble is not found by visual inspection, measure the voltage outputs of the two power supplies (See Section 3.2.3 b.). If any power supply output is not in the range of 11.75 to 12.25 volts, adjust to 12.0 volts and check for normal system operation.

5.1.3 SIGNAL TRACING

The trouble may usually be quickly localized by observing the operating deficiencies, front panel neon indicators, Data Counter output neon indicators, and the signals on the Test Point Card, all with reference to the System Block Diagram (Figure 4-1) and System Logic Sequence Diagram (Figure 4-3).

Detailed signal tracing may be performed by referring to the subsystem block diagrams of Section 4 and the circuit drawings and wiring lists contained in this section. The Extender Cards, normally stored in locations Bl and B2, allow easy access to any point in the system circuitry.

5.1.4 DETECTION OF FAULTY SIGNALS

If a circuit does not respond normally to an input signal, check the voltage levels and rise times of all inputs to the Wyle circuit modules.

All logical 1 levels should be -10 ± 2 v. and all logical 0 levels should be -0.25 ± 0.25 v.

The 10 - 90% rise times of signal inputs to flip-flops and counters should not be less than 0.5 μs .

If inputs are not as specified, the trouble may be in the circuitry providing those inputs, rather than in the circuit which does not respond.


5.1.5 CIRCUIT REPAIR

Wyle circuit modules which prove defective in workmanship or materials before January 1, 1976 should be returned to


Wyle Laboratories Products Division 133 Center Street El Segundo, California 90246 Phone (213) ORegon 8-4251 TWX 910-348-6283

The manufacturer's warranty provides for replacement and repair of modules which prove defective, if not operated over published rating or subjected to other misuse. Transportation costs of these modules, to and from the user will be paid by Wyle Laboratories.


Other circuit modules in the system including power supply may be repaired by the user.



Capacitors in	μţ		UNLESS	UNIVERSITY OF WISCONSIN
Resistors in	OHM	¼w, 10%	NOTED	Electrical Standards and Instrumentation Laboratories
Dr. GEW	Eng.	△	e e	2 L U
Dwg. No.	101-01A	e.		-0-




| Copacitors in | Left | Dune | Dune




THE RESERVE OF THE PARTY OF THE				
Capacitors in _	uf		UNLESS	
Resistors in _	OHMS	10%	OTHERWISE NOTED	Elec
Dr. W.C.B.	Eng.	Da	te	
Dwg. No.	101-034			1

UNIVERSITY OF WISCONSIN ctrical Standards and Instrumentation Laboratories

MNO



46



8NI-D

UNIVERSITY OF WISCONSIN Electrical Standards and Instrumentation Lo

UNLESS OTHERWISE NOTED

Resistors in OHMS

Capacitors in

4


œ

10% Date

Eng.

Dr. GEW

101-07A



TYPICAL CIRCUIT

BLOCK DIAGRAM

≻ ا **≯**

		INPUT					
9	S QN	WOO A	4 DIN	F (2)	2 P	NO N	
	001-	ll					

88A-M


TYPE

Date

뺩

Dr. WCB Dwg. No.


101-08 A






BLOCK DIAGRAM


TYPICAL CIRCUIT





Capacitors in			UNLESS	N
esistors in	OHMS	10%	OTHERWISE	Electrical Star
GEW	Eng.	Date		i
Dwg. No.	101-09 A			-

IVERSITY OF WISCONSIN address and Instrumentation Laboratories




0UT 5

4 T00

۵

œ

S



OUT 3

¥

Σ

Z

OUT 2


I ı ш OUT

œ

۵

	Electrical Standa	WYLE	TYPE A35-M
UNLESS	OTHERWISE % NOTED	Date	
	OHMS 10	Eng.	101-10A
Capacitors in	Resistors in	Dr. RAP	Dwg. No.

51




Capacitors in Pf UNLESS OTHERWISE Resistors in OHMS 10% NOTED

Dr. R.A.P. Eng. Date

Dwg. No. | O | - | | A

UNIVERSITY OF WISCONSIN
Electrical Standards and Instrumentation Laboratories

WYLE TYPE KG100-M TYPICAL CIRCUIT




	412	<u> </u>	~~~	ω ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο	4	- C2	- e
DIAGRAM	•	z	z	z	2	z	2
BLOCK							
	⊲ α		ш ш ж	ב ר א כ	r r o	⊢ ⊃ >	> × ≻ N

Date 201

OHWS

Resistors in Dr. GEW Dwg. No.

101-13A



REPLACEABLE PARTS LIST

Table 6-1 Subcarrier Digitizer Replaceable Parts

Circuit		Manufa	cturer
Symbol	Description	Name	Part No.
	PANEL, Front, Unit A PANEL, Front, Unit B PANEL, Rear, Unit B PANEL, Rear, Unit B ENCLOSURE, Card (Except side panels) PANELS, Side, for Card Enclosure GUIDE, Printed Circuit Board, Polycarbonate plastic KNOB CONNECTOR, Printed Circuit Card, 22 pin MODULE, 4 General Purpose Flip-flops MODULE, 5 ix 2-input AND Gates MODULE, Five 3-input AND Gates MODULE, Six 2-input OR Gates MODULE, Six 2-input NOR Gates MODULE, Six 3-input NOR Gates MODULE, Crystal Controlled Oscillator MODULE, Signal Detector and Lamp Drivers MODULE, Signal Detector MODULE, Preset Wiring Card MODULE, Test Point Card MODULE, Extension Card	ESIL ESIL ESIL ESIL Elco ESIL Elco	03-9016- 06-1-00 53-9016- 1204 D8125-3-2 143-022-09 4XG-M 4XH-M A26-M A35-M 026-L N26-L 8SA-M KG100-M 8NI-D ZLD-1101 SCD-1102 PRS-1103 TPC-1104
ClO1, ClO2, ClO3 C2O1	MODULE, Monostable Flip-flop POWER SUPPLY, + 12V., 800 ma. output CAPACITOR, 680 Pf., 1000 WVDC, 5% CAPACITOR, 68 Pf., 1000 WVDC, 5%		MNO-1106 1001A 10TCU-T68 10TCC-Q68
c202, c6 0 2,	CAPACITOR, 0.1 µf., 35 WVDC		KR1C35K
C203 C601 C205, C2 0 4, D101, D102,	CAPACITOR, 35 Pf., 1000 WVDC, 5% CAPACITOR, 0.01 µf., 200 WVDC, 10% CAPACITOR, 4.7 µf., 35 WVDC DIODE	Sprague	10TCC-Q39 192P-10392 K4R7C35K 1N627
D202, D203, D204, D2 0 5,	DIODE	TI	1N457A
[1 [2, I3 [4	NEON CARTRIDGE, /W/Clear Lens NEON CARTRIDGE, /W/Red Lens NEON CARTRIDGE, /W/Amber Lens INCANDESCENT LAMP CARTRIDGE, /W/Red Lens	Dialco	38-937 38-931 38-933 39L-14- 1471
	CLIP, Lamp Cartridge CONNECTOR, Lamp Cartridge	Dialco	7538-XP51 7538-XP50

Circuit		Manufact	urer
Symbol	Description	Name	Part No.
J1 J2 J4 J5 J6	CONNECTOR, Panel, 5 Contact, Female CONNECTOR, Panel, 24 Contact, Female CONNECTOR, Panel, 24 Contact, Male CONNECTOR, Panel, 20 Contact, Male CONNECTOR, Panel, Power, Male JACK, Phone	Amphenol Amphenol Amphenol Amphenol Amphenol Switch-	165-35 165-28 165-27 165-11 160-5 42A
Pl	CONNECTOR, Cable, 5 Contact, Female	craft Amphenol	165 - 34
P2	p/o Wl CONNECTOR, Cable, 24 Contact, Male	Amphenol	165 - 25
P3	p/o W2 CONNECTOR, Cable, 24 Contact, Female p/o W2	Amphenol	165 -2 6
P4	CONNECTOR, Cable, 20 Contact, Female p/o W3	Amphenol	165 - 10
P6	PLUG, Phone, p/o W4	Switch- craft	755
Q101, Q102, Q201, Q202 Q203, Q204	CORD, Power, 3-Conductor TRANSISTOR	Belden Fairchild	17460 2n3638
2205 2103, Q104,	TRANSISTOR	TI	2N1305
2207 2105-1, 2105-2,	TRANSISTOR	RCA	2N398B
9105-3, 9105-4 9206 9601, 9602	TRANSISTOR TRANSISTOR TRANSISTOR MOUNTS	TI RCA Thermal-	2N1304 2N706 7717 - 5
R115-2,R115-3 R115-4,R116-1 R116-2,R116-3		loy	
R116-4 R102 R103 R104, R106, R107, R109, R204, R211,	RESISTOR, 240K, 1/4w., 5% RESISTOR, 4.7K, 1/4w., 10% RESISTOR, 10K, 1/4w., 10%		
R601, R218 R105, R110, R111, R206, R208, R220,	RESISTOR, 1K, 1/4W., 10%		
	RESISTOR, 68K, 1/4W., 10%		
R112, R113-1, R113-2,R113-3 R114-4, R216,	RESISTOR, 22K, 1/4W., 10%		
	RESISTOR, 75K, 1/4W., 5%		
R114-3,R114-4 R201	RESISTOR, 3.3K, 1/4W., 10%		

Circuit		Manufacti	ırer
Symbol	Description	Name	Part No.
R205 R203 R207,R221 R209,213 R210, R214 R212 R219, R222 R603 S1 S2 W1 W2 W3	RESISTOR, 33K, 1/4w., 10% RESISTOR, 5.6K, 1/4w., 5% RESISTOR, 15K, 1/4w., 10% RESISTOR, 47K, 1/4w., 10% RESISTOR, 33K, 1/4w., 10% RESISTOR, 150K, 1/4w., 10% RESISTOR, 560, 1/2w., 10% RESISTOR, 18K, 1/4w., 5% SWITCH, Toggle, DPDT SWITCH, Rotary, 3 Pos., 2 Section CABLE ASSEMBLY CABLE ASSEMBLY CABLE ASSEMBLY	Alcoswitch Centralab ESIL ESIL ESIL	215N 2505

TECHNICAL NOTE

TN-FMD-1

FM Subcarrier Digitizer Output and Output Format

1. Tape Format

The content of the 8-bit data counter is read out in two characters for recording on magnetic tape on tracks 1, 2, 4, 8, A, B in the format shown below:

First C	Character	Second Chara	cter
Track			
1	$\alpha_{2\downarrow}$	1	
2	α ₄	1	
4	α ₆	α ₀	
8	αη	α_{\perp}	
A	1	α ₂	
В	1	α ₃	
		Di no o	tion.

Direction of tape motion

A logical 1 will always appear on tracks A and B of the first character and on tracks 1 and 2 of the second character. A logical 1 or 0 in any other position corresponds to α_{i} = 1 or 0 respectively, where the α_{i} 's represent the bit recorded.

			,
Example	1	0	1
	2	1	1
	4	1	0
	8	0	1
	A	1	0
	В	1	0

denotes

$$0 \times 2^7 + 1 \times 2^6 + 1 \times 2^5 + 0 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 = 01100010_2 = 98_{10}$$

An inter-record gap is generated and the operation of the Digitizer is inhibited when no usable signal is present.

2. Output and Frequency Relationships

The real time subcarrier frequency range, (10,500 Kc. \pm 7.5%) is divided by 16 in playback to give a new frequency range of $f = (656.25 \text{ cps.} \pm 7.5\%)$. The center and upper and lower band edge frequencies are now:

$$f_{max} = 705.47 \text{ cps.} = f_{c} + 49.22 \text{ cps}$$
 $f_{c} = 656.25 \text{ cps.}$
 $f_{min} = 607.03 \text{ cps.} = f_{c} - 49.22 \text{ cps.}$

The duration of eight complete cycles of f is measured in each sample by counting with a 100 Kc clock to an accuracy of \pm 0.01 ms. The actual measured durations and number of clock pulses counted, n, at f_{\min} , f_c , and f_{\max} using

$$T = 8 \left(\frac{1}{f}\right)$$
are
$$T_{\min} = 13.18 \text{ ms.} \quad n = 1318$$

$$T_{c} = 12.19 \text{ ms.} \quad n = 1219$$

$$T_{\max} = 11.34 \text{ ms.} \quad n = 1134$$

respectively.

The total number of clock pulses into the counter will normally vary over a range of 184 counts, i.e. 1219(+ 99, - 85)

Let

 $N_{\rm p}$ = preset number in which a l digit corresponds to the F output of that counter bit in a logical l state, i.e. counting forward.

N = counter number (counting forward)

 ${
m N_{c}}^{=}$ counter number obtained with input frequency ${
m f}_{c}$

 $N_o = \text{output number} = 255-N$

We have

$$n + N_p = N + (M \times 256)$$
 Eq. 1

where M is the number of times the counter passes through

zero.

As the range of the counter is larger than the expected deviation in the number of counts, we select a preset number which will result in an equal "pad" in terms of frequency deviation at each end of the counting range. This number is obtained by requiring that the counter number $N_{\rm c}$ obtained with center frequency input satisfy the relation

$$\frac{N}{c}$$
 = $\frac{N}{negative count deviation}$ range of counts

or

$$N_{c} = \frac{256 \times 85}{184} = 118$$

Using equation 1, with $N = N_c$ and n = 1219

$$1219 + N_p = 118 + (M \times 256)$$

Now

$$0 \leq N_p \leq 255$$

from which

$$N_p = 179 \text{ and } M = 5$$

Provision is made for even numbered presets only, so assume N = 180. Then the counter number at center frequency will be 119. A frequency deviation of \pm 10% will not exceed the range of the counter for this value of Np.

The subcarrier frequency is

$$\mathbf{f} = \frac{8}{T}$$
 Eq. 2

where T is the duration of the sample of eight complete cycles of subcarrier.

Since there is one count every 10^{-5'} sec., or

$$n = 10^5 T$$

Eq. 2 becomes

$$f = \frac{8 \times 10^5}{n}$$

Then, from Eq. 1 with M = 5,

$$f = \frac{8 \times 10^5}{(N + 1280 - N_p)}$$
 Eq. 3

Using $N_p = 180$ counts

and

$$N_o = 255 - N$$
 Eq. 4
 $f = \frac{8 \times 10^5}{1355 - N}$ cycles/sec.

More generally, if the frequency deviation is assumed to be no greater than \pm 7.5%,

$$f = \frac{8 \times 10^5}{1535 - N_p - N_o}$$
 Eq. 6

where N_{p} is restricted to the interval

$$146 \le N_p < 218$$

so that the range of the counter is not exceeded. N can be set anywhere within the above range to provide greater pad at one end or the other of the scale.

The plot on page 5 illustrates the relationship between input frequency and data counter output number. The data points were calculated using Eq. 6 with $N_{\rm p}$ = 180.

APPENDIX B

Logic Operations

1.1 LOGIC CIRCUITS

1.1.1 GENERAL

The following circuit representations and associated tables describe the operations performed by each type of logic circuit used in the Subcarrier Digitizer.

In this system, the voltages associated with each logic level are:

Logical 1


-10 ± 2 volts

Logical 0


 -0.25 ± 0.25 volts

1.1.2 GATES AND AMPLIFIERS

These circuits are dc coupled, and the output is uniquely determined by the dc voltage levels present at the inputs.



For more than two inputs, <u>all</u> inputs must be at logical 1 to produce a logical 1 output. Alternatively, if any input is a logical 0, the output is a logical 0.



If any input is a logical 1, the output is a logical 1.

OUTPUT

0

1

1

1

1

1

1 0

TWO INPUT NOR	INP	UT	OUTPUT
	A	В	Y
Α	0	0	1
NOR Y	0	1	0
	1	0	0
	1	1	0

The NOR operation is simply the complement (opposite) of the OR.

Note that if one input of a two-input NOR is held at logical 0, the output is the complement of the logic state of the other input. Inverting amplifiers in the Subcarrier Digitizer are formed from NOR circuits in this way.

INVERTING AMPLIFIERS	INPUT	OUTPUT
$A \longrightarrow IA \longrightarrow Y$	A	Y
	0	1
	1	0

The complement of a signal A is denoted by \overline{A} . The inverting amplifier performs the operation $Y = \overline{A}$.

SQUARING AMPLIF	IERS	INPUT	OUTPUT
		A	Y
A SA	→ Y	0	0
		1	1

The output follows the input, Y = A. This circuit is used to meet loading requirements.

1.1.3 FLIP_FLOPS


Two types of flip-flops (bistable multivibrators) are used in the Subcarrier Digitizer. These circuits have two stable states, and will remain in either of these states indefinitely until some form of external triggering is applied.

Two outputs are available from each flip-flop, which are designated F and \overline{F} . \overline{F} is the complement of F. A flip-flop is said to be "set" when F=1 and "reset" when F=0.


Certain inputs to a flip-flop are AC coupled. The state of the flip-flop may change only when the <u>transition</u> from logical 0 to logical 1 (denoted by 1) occurs on these inputs.


The state diagrams given below describe the inputs necessary to change the state of each type of flip-flop. If none of the input combinations described are applied, the circuit will not change state. If, at any instant, two input combinations occur which conflict (i.e. arrows point to opposite states) the resulting state is indeterminate.

4 X G FLIP_FLOP



4 X H FLIP_FLOP (COUNTER)






1.2 CONVERSION OF COUNTER STATE TO DECIMAL NUMBERS

Each of the many possible states of a counter is associated with a specific decimal number. These are chosen in such a way that a change to the next possible counter state increases the value of the associated decimal number by one.

The number is derived in the following way. A counter containing $\mathbb N$ stages has its stages (or bits) numbered from 0 to $\mathbb N$ - 1, as shown in the figure below.




For each bit m (m = 0, 1, 2, $\cdot \cdot \cdot$ N-1), let α_{m} = 1 or 0 depending on whether the F output is a logical 1 or 0 respectively. Then the decimal number D is found by the expression

$$D = \sum_{m=0}^{N-1} \alpha_m z^m = \alpha_0 \cdot z^0 + \alpha_1 \cdot z^1 + \cdots + \alpha_{N-1} z^{N-1}$$

Example:

A four bit counter is in the state shown below.




Then
$$\alpha_0 = 1$$
, $\alpha_1 = 0$, $\alpha_2 = 1$, $\alpha_3 = 1$
and $D = \alpha_0 \cdot 2^0 + \alpha_1 \cdot 2^1 + \alpha_2 \cdot 2^2 + \alpha_3 \cdot 2^3$
 $= 1 \cdot 1 + 0 \cdot 2 + 1 \cdot 4 + 1 \cdot 8$
 $= 1 + 0 + 4 + 8$
 $= 13$

In the text of this manual, D is referred to as the counter number.

Unit A to Unit B J2-P2 Via W2 P3-J3 Data Pulses A6-V A B9-N Sample Gate All-C B6-S В Buffer Reset A10-D ➤ Blo-N C Buffer Readout A8_C B16-V D Buffer Readout Al2-E ▶ B14-U E Step A7-F → B16-X F Counter Readout A8_F ▶ B6-R H Counter Readout Alo-U J B14-H Common A02-N → B02-N K c Counter Reset AlO-F **▶** B8-N L Mode A15-E **▶** B02-E M Common A02-V → B02-V N AC A02-R → BO2-R P AC A02-T → B02-T R Mode A16-J > B7-S S T U ·V W X Y Z


J5





J6


MODE TO STRIP CHART RECORDER COM


A A15-L CASE В -- C D E F - H J **–** к - L - M - N P R S T U -- v W X - Y - Z


















8A


A A5-A, A7-Z, A10-A +12 0-1 В A7-D, A9-D -- C 1 **(**-A12-B, J2-D - D 1 **A**3-B - E 0-2 A7-E, A9-H - F 2 A12-V, J2-H - H 2 J 0-3 -A12-D 3 ÷---- K A9-N 3 · L - M COMA5-M, A10-M - N 0-4 A9-J P 4 A3-H. A12-R - R 4 A3-P S 0-5 A12-X T 5 - บ 5 A9-V 0-6 W 6 X 6 Y -12 A6-Z, A9-Z - Z


























CARD TYPE Power Supply (_)


CARD NO. AOI








CARD NO. B7






















B15

__ A . B13-A, B16-A +12 B14-L LSB 1 В C D B14-P 2 E <-- F -- H B14-T 3 J 4 B14-W 4--- K - L B13-M, B16-M COM M -100V - N 4 - P B14_E 5. R · S B14-J 6 T U - v -- W B14-M 7 X Y B14-R 8 MSB - Z







CARD TYPE Power Supply

CARD NO. BO1

